

# Design and Implementation a 8 bits Pipeline Analog to Digital Converter in the Technology 0.6 $\mu\text{m}$ CMOS Process.

Eri Prasetyo, Dominique Ginhac , Michel Paindavoine

Laboratoire LE2I - UMR CNRS 5158  
Université de Bourgogne  
21078 Dijon Cedex – FRANCE

E-mail: (prasetyo,dginhac,paindav)@u-bourgogne.fr

## ABSTRACT

This paper describes a 8 bits, 20 Msamples/s pipeline analog-to-digital converter implemented in 0.6  $\mu\text{m}$  CMOS technology with a total power dissipation of 75.47 mW. Circuit techniques used include a precise comparator, operational amplifier and clock management. A switched capacitor is used to sample and multiplying at each stage. Simulation a worst case DNL and INL of 0.75 LSB. The design operate at 5 V dc. The ADC achieves a SNDR of 44.86 dB.

**keywords :** pipeline, switched capacitor, clock management

## 1. Introduction

This ADC is designed to convert of pixels analogic value to digital value in the my image CMOS sensor design. The goal from ADC design is to run in the video rate and it must have small size in the layout design.

Most traditional designs of video-rate analog to digital converters (ADC's) of 8 bit resolution are implemented through FLASH architectures and bipolar technologies[1]. For this application, it require power dissipation 250 mW; its conversion rate was was limited to 15 Msamples/s[1]. In recent years, pipelined switched - capacitor topologies have emerged as approach to implementing power-efficient nyquist-rate ADC that have medium-to-high resolution at medium-to-high conversion rates[2],[3]. A switched capacitor circuit is implemented with the Sample and Hold (SH) amplifies the signal for finish conversion down the pipeline.

The paper presents a 8 bit pipeline ADC which operating at a 5 V dc that achieve sample rate environ 20~Msamples/s and power dissipation~75.47 mW. An experimental prototype of converter has been implemented in 0.6  $\mu\text{m}$ [1].

## 2. One-Bit Per Stage Pipeline Architecture




Figure 1. One bit/ stage architecture

Figure 1 shows block diagram of an ideal N-stage, 1-bit per stage pipelined A/D converter. Each stage contributes a single bit to digital output. The most significant bits are resolved by first stage in the pipeline. The result of stage is passed on the next stage where the cycle is repeated. A pipeline stage is implemented by the conventional switched capacitor ( SC ), it is shown at figure 2[4].




Figure 2. Scheme of switched capacitor pipelined A/D converter

$V_{refp}$  is the positive reference voltage and  $V_{refn}$  is a negative reference voltage. Each stage consists capacitor  $C_1$ ,  $C_2$ , an operational amplifier and a comparator. Value of  $C_1$  and  $C_2$  are equal in my design. Each stage operates in two phase, a sampling phase and a multiplying phase.

During the sampling phase  $\phi_1$ , the comparator produces a digital output  $D_i$ .  $D_i$  is 1 if  $V_{in} > V_{th}$  and  $D_i$  is 0 if  $V_{in} < V_{th}$ , where  $V_{th}$  is the threshold voltage defined midway between  $V_{refp}$  and  $V_{refn}$ . During multiplying phase,  $C_2$  is connected to the output of the operational amplifier and  $C_1$  is connected to either the reference voltage  $V_{refp}$  or  $V_{refn}$ , depending on the bit value  $D_i$ . If  $D_i = 1$ ,  $C_1$  is connected to  $V_{refp}$ , resulting in the resedu ( $V_{out}$ ) is :

$$V_{out}(i) = 2 \times V_{in}(i) - D_i \cdot V_{refp} \quad (1)$$

Otherwise,  $C_1$  is connected to  $V_{refn}$ , giving an output voltage :

$$V_{out}(i) = 2 \times V_{in}(i) - \bar{D}_i \cdot V_{refn} \quad (2)$$

### 3. Comparator

Precision comparator is implemented to each stage of the ADC. We prefer to use precision comparator then digital correction to minimize offset error of comparator and better output of ADC.

This comparator consists of three blocks:preamplifier, decision circuit and output buffer. first block is the input preamplifier which the circuit is a differential amplifier with active loads. The size of transistors  $m_2$  and  $m_3$  are set by considering the diff-amp transconductance and the input capacitance. Second block is a positive feedback or decision circuit, it is the heart of the comparator. The circuit uses positive feedback from the cross gate connection of  $m_{11}$  and  $m_{12}$  to increase the gain of the decision element. Third stage is output buffer, it is to convert the output of the decision circuit into a logic signal. The inverter ( $m_{20}$  and  $m_{21}$ ) is added to isolate any load capacitance from the self biasing differential amplifier. The complete circuit of comparator is

shown in figure 3.




Figure 3. The comparator circuit

#### 4. Operational Amplifier

In this pipeline ADCs, operational amplifier is very important to get accurately result. We used an operational transconductance amplifier which has a gain of approximately 55 dB for a bias current of 2.5  $\mu$ A with Vdd = 5 V and Vss = -5 V. A value of loading capacitor is 0.1 Pf. The complete circuit is shown in figure 4. Transistors m\_1\_1\_1 and m\_1\_1 functions as a constant current source, and transistors m\_1, m\_2 and m\_3 functions as two current mirror 'pairs'. The transistors m\_4, m\_5, m\_6 and m\_7 are the differential amplifier. Transistor m\_9 is an output amplifier stage. In the simulation, we got the resultat for phase margin (PM) was -145 degree, A gain was 55 dB and Gain bandwidth product was 800 MHz. A power dissipation measured of 10.825 mW.




Figure 4. Transconductance OP-AMP

## 5. Clock Management

In the design pipeline A/D converter use latch technique is used to hold active condition at multiplying  $\phi_2$  (  $\phi_2$  ) and non active condition at sampling  $\phi_1$  (  $\phi_1$  ) until next stage begin to execute sampling phase. This purpose to keep the output voltage of residu from before stage conformity at input next stage.

The clock management system use counter to count some clock to active the address decoder from each stage. Signal output decoder active reset signal so the clock management begin working. This work is begun from early address to last address. Ending of address decoder, a stop decoder give reset signal stopping activity pipeline ADC's. The complete circuit is shown at figure 5.




Figure 5. The circuit of clock management

## 6. Result

One stage A/D converter layout was estimated to occupy about  $174 \mu\text{m} \times 89 \mu\text{m}$ , it is seen at figure 6.




Figure 6. One stage A/D converter layout

Figure 7 shows the dc linearity of the ADC at conversion rate of 20 Msamples/s. In the figure 7(a), the CODE is plotted versus integral nonlinearity (INL) value and figure 7(b), the CODE is plotted versus differential nonlinearity (DNL). Note that since each simulation lasted 20 minutes, only 25 code were tested. As shown, the worst INL is less than 0.8 LSB; the DNL is less than 0.8 LSB.




Figure 7. (a) Curve Code vs INL and (b) Curve Code vs DNL

Figure 8 shows the output of Fast Fourier transform (FFT) on a blocks of 1024 consecutive codes. The conversion rate is 20 Msamples/s, and the input is a full scale sine wave at 10 Mhz. From curve FFT, The signal-to-noise plus distortion ratio (SNDR) is obtained about 44.86 dB. The effective number of bits (ENOB) is calculated environ 7.2 bits.




Figure 8. Curve FFT

## 7. Conclusion

The pipeline ADC 8 bits, 20 Msamples/s was implemented in 0.6  $\mu\text{m}$  technology with total power dissipation 75.47 mW. Refer to result of experiment, the ADC can be implemented for video rate application.

The system use clock management to manage data conversion so that the system is simple and have good precision.

## References

- [1] S. H. Lewis and H. Scott Fetterman and George F. Gross jr. and R. Ramachandran and T. R. Vismanathan, "10-b 20 Msamples/s analog-to-digital converter," *Journal of IEEE Solid State Circuit*, vol. 27, pp. 351-358, March 1992.
- [2] Dwight U. Thomson and Bruce A. Wooley, "A 15-b pipelined CMOS floating point A/D converter," *Journal of IEEE Solid State Circuit*, vol. 36, no. 2, February 2001.
- [3] Timothy M. Hancock and Scott M. Pernia and Adam C. Zeeb, "A Digitally corrected 1.5 bits/stage low-power 80 Ms/s 10-bits pipelined ADC," *EECS 589-02 University of Minchigan Tech. rep.*, December 2002.
- [4] R. Samer and Jan Van der Speigel and K. Nagaraj, "Background digital error correction technique for pipeline ADC," *IEEE*, 2001.
- [5] A. Shabra and Hae-Seung Lee, "Oversampled pipelined A/D converter with mismatch shaping," *Journal of IEEE Solid State Circuit*, vol. 37, no. 5, May 2002.